We report on an ultra-high-frequency (> 1 GHz), piecewise-linear chaotic system designed from low-cost, commercially available electronic components. The system is composed of two electronic time-delayed feedback loops: A primary analog loop with a variable gain that produces multi-mode oscillations centered around 2 GHz and a secondary loop that switches the variable gain between two different values by means of a digital-like signal. We demonstrate experimentally and numerically that such an approach allows for the simultaneous generation of analog and digital chaos, where the digital chaos can be used to partition the system's attractor, forming the foundation for a symbolic dynamics with potential applications in noise-resilient communications and radar.
I. INTRODUCTION
A piecewise-linear (PWL) operator with two-states is defined as
where f 1 (x) and f 2 (x) are linear operators with respect to x and I is a threshold. Everytime the value of x crosses I, f (x) switches between f 1 (x) and f 2 (x). This definition extends naturally to multiple states and thresholds. Piecewise-linear operators have been used with discrete maps, 1 continuous systems, 2, 3 and to describe certain classes of electronic circuits 4 and regulatory systems.
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They introduce a nonlinear component in the dynamics of systems (called PWL systems), a minimum requirement for potentially leading to chaos. For example, when a PWL operator controls the parameters of discrete maps and linear differential equations, chaos can exist in the temporal evolution of the systems' state variables. 6 Recent studies also demonstrate that a two-state PWL operator can generate low-dimensional chaos if the system has hysteresis 7 or uses multiple thresholds. 8, 9 Such theoretical evolutions, refered to as PWL chaos, can also be observed in experimental systems.
Creating an experimental embodiement of a PWL system resides in the ability to design multiple linear systems (or a single system with variable parameters) and a physical switch. Examples of linear systems used to produce experimental PWL dynamics are LRC (inductance, resistance, capacitance) audio-frequency circuits. 10 They are popular because their parameters can be easily switched with conditions based on their voltage or current. This allows the LRC circuits to operate in two different linear states.
11 Physical switches implemented in PWL systems use various components such as digital logic gates and operational amplifiers. 12 Though the switching times between the linear states are not infinitely fast, they are usually considered negligible for LRC circuits (being orders of magnitude faster than the system's dynamics) and thus make LRC systems good for PWL experiments.
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A novel LRC-based implementation of a PWL system has been designed recently by Corron et al.. 12 In their circuit, negative damping (gain greater than one) induces oscillations about a piecewise-constant voltage with a growing amplitude that is bounded by a piecewise constant driving voltage. The driving voltage switches its sign in response to a guard condition on the system's present dynamics, and leads to the generation of audiofrequency PWL chaos. Such chaos is fully characterized by the temporal evolution of the piecewise-constant voltage that serves as an easily-accessible, real-time symbolic dynamics. This approach, with its simultaneous generation of analog and digital chaos, demonstrates advantages over traditional chaos generators from an application point-of-view. One of them is the existence of a matched filter for robust chaos-based communications 14 and radars 15 The range of applications for PWL chaos, as envisioned by Corron et al., motivates an ultra-high-speed version of their circuit. However, non-ideal behaviors of LRC circuits make it difficult to realize an ultra-high-speed PWL mode-of-operation. Above a certain frequency, the propagation times of signals through LRC circuits are no longer negligible, 16 and the dynamics evolve on a time scale that is comparable to the switching times of the system's electronic PWL operators. Furthermore, nonlinearities tends to arise in LRC systems at ultra-highfrequency (UHF) 17, 18 and thus introduce undesired effects into the PWL system. Therefore, in order to overcome these obstacles, a new architecture must addresses these challenges that are at the forefront of nonlinear dynamics and electronic design.
In this paper, we present the design and operating characteristics of a novel chaotic system, shown in Fig. 1 , that uses feedback loops to realize UHF low-dimensional chaos. In the following sections, we first describe the two main components of our electronic system: (i) an analog time-delayed feedback-loop, which generates a multimode oscillations; and (ii) a digital time-delayed control loop, which bounds the amplitude of the oscillations using a threshold condition and generates a digital-like waveform that follows the threshold crossings. Then, we show that the dynamics produced are chaotic and PWL using a time-delayed return map. Finally, we present a PWL physical model that captures the dynamics displayed by our chaos generator.
II. ANALOG MULTI-MODE FEEDBACK LOOP
The time-delayed feedback loop in See Fig. 1 is used to generate growing-amplitude oscillations, similar to the negative damping in Corron et al.'s designs. 12, 19 It comprises a variable gain amplifier (VGA) that is self fedback. The VGA produces a voltage v out = v(t) that is delayed by time τ f by means of coaxial cables and connected to its input [(v in = v(t − τ f ))]. The net gain g(t) of the feedback loop depends on the the VGA's gain, which is controlled by the voltage v ctl applied to its control port. If v ctl > 0.5 V then g(t) < 1, otherwise g(t) > 1. As we will show, these two gain values yield different dynamical regimes for the entire feedback loop.
The presence of a time-delayed feedback loop has important implications for the spectral properties of our system compared to that of Corron et al.. For example, it generates multi-mode oscillations instead of mono-mode oscillations.
12,14 Within the bandwidth B of the VGA, resonances that lead to multi-mode oscillations occur approximately at integer multiples of 1/τ f . If the pass-band of B is larger than the (approximate) inter-mode spacing, the system becomes multi-mode. The input of a VGA is fed by a sinusoidal waveform generator and a delayed version of its output v(t − τ f ), where the signal v(t) is monitored using a power spectrum analyzer (PSA). For this measurement, an attenuator of gain ga in the feedback loop to maintain the net-gain gag(t) below unity, avoiding self-oscillation and saturation at the resonant frequencies. In our experiment, we observe multimode characteristics with (b) v ctl = vL, the high-gain state, and (c) v ctl = vH, the low-gain state, where both states allow for the existence of up to ∼20 modes (mode spacing ∼1/τ f ∼ 25 MHz). In addition, the multi-mode resonances and B are dependent on the value of v ctl . To characterize these spectral changes, we measure the feedback-loop transfer function for two different values of the voltage control port v ctl , where the setup is shown in Fig. 2a . It comprises a sinusoidal waveform generator with automatic frequency sweep, which drives the feedback loop, and a power spectrum analyzer (PSA) that records the output power. The experiment is first realized with v ctl = v L < 0.5 V, shown in Fig. 2b . It confirms the existence of multiple modes within B ∼ 0.4 GHz centered at f c ∼ 2.1 GHz. For v ctl = v H > 0.5 V (Fig. 2c) , we observe resonances with relatively constant amplitude, and we approximate B ∼ 0.6 GHz with a shift in the central frequency f c ∼ 2.5 GHz (See Appendix).
When the net-gain of the feedback is greater than unity (without an external source), the VGA amplifies multimode signals after each roundtrip in the feedback loop until it saturates. Figure 3 illustrates how the feedback loop amplifies and band-pass filters electrical noise after propagating several time through the VGA with loop net-gain g(t) = g H > 1. The output voltage v(t) starts showing modulated oscillations (see Fig. 3b ). When oscillations grows beyond ∼0.3 V, the VGA saturates and behaves nonlinearly such that the dynamics become a stable periodic oscillation of constant amplitude at frequency ∼f c (see Fig. 3c ). We maintain the saturated behavior for approximately 1 µs (∼25 × τ f ) to confirm it is not transient dynamics. Then, the net-gain net gain is switched to g(t) = g L < 1, and the oscillations in the feedback loop decay until they reach the noise floor of the VGA.
This experiment shows that a single feedback-loop system can generate multi-mode UHF oscillations. Away from saturation, the feedback loop operates linearly and is governed solely by the values of its net gain (g L,H ), the time delay τ f , and the band-pass characteristics appropriate for a given value of v ctl . This experiment also shows that, without proper control over the time spent in the growth regime, the system saturates rapidly (< 1µs), which introduces nonlinearity into the dynamics.
However, if the VGA gain is switched fast enough and with proper timing, it can avoid saturation and remain in its linear mode-of-operation. For this, in the upcoming section, we introduce an additional time-delayed feedback loop that bounds the amplitude of the multi-mode oscillations. This digital control loop is specifically designed to parallel aspects of the guard condition from Ref. [12] , where it uses a switching condition 20,21 that produces a digital-like waveform s(t).
III. DIGITAL CONTROL LOOP
We design our control scheme to vary v ctl in response to a signal that monitors the amplitude of the multi-mode oscillations in v(t). When the amplitude or envelope of v(t) grows beyond (decays below) a set threshold, the control loop changes the value of v ctl and switches the system to its decay (growth) regime. In our design, we use a logarithmic amplifier (LGA) to detect the envelope of v(t) and a transitstor-transistor logic (TTL) inverter gate as a digital switch (See Appendix for characterization of these components). As a whole, the control-loop generates a digital signal and is designed to prevent saturation in the feedback loop.
As shown in Fig. 1 , the feedback and control loops are combined by means of a voltage divider, so that v(t) drives the VGA, the LGA, and the TTL gate. The output of the TTL gate generates a digital signal s(t) that is fed into a fixed voltage attenuator connected directly to v ctl . We use a fixed voltage attenuator to map the low and high state from s(t) (s(t) = 0 V, and 2 V, respectively) onto high and low values desired for g(t) (v ctl = v L and v H , respectively). This design is adequate to realize a switching condition for PWL dynamics, except that it requires additional time-delay to guarantee proper control on the fast dynamics existing in the feedback loop.
With low-speed systems, the processing time of the components in a control loop, called the control-latencytime (CLT), is usually orders of magnitude faster than the timescales of the dynamics to be controlled and therefore can be neglected. 7, 12, 22 In our UHF system, however, this is not the case. The average period in v(t) is 0.5 ns, which should be compared to the summed CLT of the
LGA and TTL gate of approximately 9 ns. As a result, it is not possible for the switching condition to affect instantaneously the feedback-loop oscillations as they are generated.
However, we can control the envelope of the oscillations (evolving on a slower time-scale) if s(t) is applied to the VGA at the proper time with respect to feedbackloop delay time. This is obtained by adjusting the time delays of both the control and feedback loops to be approximately equal. Such an approach has been already used successfully to stabilize a very-high-frequency optoelectronic chaotic system.
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The time delay τ f of the feedback loop is tunable with respect to the length of coaxial cable used in the design of our circuit. First, we guarantee that τ f is larger than the CLT and choose τ f ∼ 41 ns. Then, we use coaxial cables of time delay τ coax in the control loop to approximately match the propagation time of the control signal with τ f . We denote this net control-loop delay time by τ c = CLT + τ coax (see Fig. 1 ) and adjust its value to be τ c ∼ 40 ns (See Appendix for a detailed description of the total control loop CLT).
In the following sections, we analyze the dynamics in v(t) from the full system (shown in Fig. 1 ) and its relation to the digital output of the control loop s(t).
IV. FULL SYSTEM RESULTS
We initialize the full system with v ctl = v L and g(t) = g H to ensure oscillation growth. We monitor the temporal evolution of v(t) and s(t) using an 8-GHz-analogbandwidth 40-GS/s oscilloscope (DSO80804A) and analyze separately the time series and spectral content of both signals. Along with our analyses, we explain the observed dynamics based on the system design.
A. Experimental time series
After intial transients, the system dynamics show oscillations in v(t) with a time-varying amplitude and digitallike switchings in s(t). As shown in Fig. 4a , the evolution of v(t) is aperiodic and its amplitude remains approximately between ±50 mV, within the VGA's linear modeof-operation. The amplitude modulation in v(t) leads to spectral broadening of its power spectral density (PSD) with a peak at ∼f c and multi-mode power symmetrically distributed, as shown in Fig. 4b . The small peaks in the PSD are spaced by ∼1/τ f . From the peak at f c , the PSD shows a 10-dB-bandwidth of ∼100 MHz (consistent with the bandwidth of the LGA). Hence, the dynamics of v(t) have a UHF broadband spectrum.
The complexity of the dynamics in v(t) has two different origins: (i) multi-mode feedback and (ii) long memory. First, noise seeds the transient oscillations of the system, which are amplified and filtered based on the system's multi-mode characteristics (see the Appendix for the initial, transient dynamics). Then, these transient amplitude modulations are stored in the system's memory as they propagate around the feedback loop and continuously the future dynamics at time t + τ f , causing the dynamics to reside in an infinite-dimensional phase space and allowing for the existence of chaos.
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Simultaneously, the control loop generates s(t), a digital-like, asynchronous (unclocked) voltage.
It switches aperiodically between its low and high states with minimum pulse widths of approximately 10 ns (see Fig. 4c ). The finite bandwidth of s(t) is visible on the experimental PSD spanning frequencies from dc to ∼100 MHz, the cuttoff frequency at -10 dB (see Fig. 4d ). The signal s(t) also shows short-pulse rejection, 25 a mechanism by which the TTL gate generates intermediate voltages in response to fast fluctuations at its input. As a result, our system shows slight deviations from ideal PWL behavior, discussed in the following section.
We finish this section by comparing the time series of v(t) and s(t). Unlike the audio-frequency PWL system presented in Ref. [12] , there is no obvious correlation between the analog and digital dynamics. This feature is unique to our system and is caused by the multi-mode feedback loop. In the next subsection, we construct a time-delayed return map of the analog dynamics to better understand the connection between v(t) and s(t) and reveal the symbolic nature of s(t). The return map also provides a method for calculating a Lyapunov exponent to confirm the presence of chaos.
B. Experimental Return map
In our system, shown in Fig. 1 , we note that
We construct a return map by discretizing Eq. (2). Similar to Ref. [12] , we use the local maxima in v(t), labeled as v n , where n is an integer incremented over each maxima, that are spaced by ∼1/f c , as shown in Fig. 5a . Also shown is the local maxima v n+T , where T is the integer number of local maxima that are contained in the feedback loop. Using these points, Eq. (2) becomes a delayed return map, defined as
where M (x) = g n x and g n is the net gain of the system at time t n . The map is respresented graphically by a density plot in the plane of (v n , v n+T ). Figure 5b shows an attractor of two different clusters of points with finite widths and slopes that coincide approximately with the gains g H and g L (labeled accordingly in the figure). The linearity of these clusters is expected because the derivative of the map M ′ (x) = dM (x)/dx = g n . The finite widths relate to small over and under shoots in the values of the gain because of imperfections in the VGA gain and intermediate s(t) values applied to v ctl . In addition, depending on We note that the dynamics for this system are stable for extended periods of time, even when no thermal stabilization is used to prevent parameter drifts. the state of s(t), the map's dynamics reside on one of its two clusters, respectively. Everytime s(t) switches, the map's dynamical state (v n , v n+T ) transitions from one cluster to the other, demonstrating that s(t) partitions the map's attractor (See the Appendix for a preliminary analysis of the alphabet in the symbolic dynamics and its underlying grammar).
We also analyze the map by looking at the statistics of its derivative. In Fig. 5c , the probability density of M ′ (x), labeled by P M ′ (x) , is given as a function of M ′ (x) and shows two primary peaks that occur at approximately g L,H , the most probable values of g n . There is also a higher probability to have M ′ (x) > 1 because of the larger area under the g H peak, which indicates on average more growth than decay in the dynamics.
Based on the finite switching times in s(t), we expect finite, but small, probabilities P M ′ (x) = g L,H , which is verified in the plot. However, the slow drop-off in P M ′ (x) for M ′ (x) > g H shows that there is a significant probability to have a gain g n > g H . This shows that the VGA has a slightly asymmetric response for switching v ctl between v L and v H . Together, these features reveal the effects of the slight deviations from an exactly PWL system.
To conlude our analysis, we use the probability density of M ′ (x) to calculate the Lyapunov exponent of the map (similar to Ref. [26] ) given by
We note that, for ln|M ′ (x)| > 0, M ′ (x) > 1 corresponds to exponential growth in the map's dynamics. Using Eq. (4), we calculate h = (7.2 ± 0.2) × 10 −3 , where the uncertainties are due to experimental noise and h > 0 is an indication of chaos (using surrogate data of equal length, we have verified that h is significantly positive). In this case, h describes the average rate of divergence between any given pair (v n , v n+T ). For the divergence rate between v n and a neighboring point v n+1 , we scale h → h/T with T = 87 such that h/T = (8.3±0.2)×10 −5 . With both Lyapunov exponents positive, this confirms the presence of chaos in our experimental system.
V. PIECEWISE-LINEAR PHYSICAL MODEL
In this section, we model both the feedback and control loops using using delay differential equations (DDE's). All of the model parameters are obtained from regression analysis using experimental data as detailed in the Appendix.
A. Multi-mode Feedback Loop Model
We model the feedback loop as a band-pass filter with time-delayed feedback and gain (5) where τ f is the feedback-loop time delay and ∆(t), ω (o) (t), and g(t) are approximately piecewise-constant (APC) parameters that continuously switch. We note that Eq. (5) is completely linear for fixed ∆(t), ω (o) (t), and g(t), as we have defined the feedback loop without a nonlinear saturation term. Therefore, for g(t) > 1, Eq. (5) becomes unstable and v(t) diverges. As we will discuss in subsection B, the control loop, which continuously switches the values of the APC parameters, is the only mechanism that keeps v(t) from diverging (experimental saturation).
The first two APC parameters are modeled as ω (o) (t) = 2π f (+) (t)f (−) (t) and ∆(t) = 2π(f (+) (t) − f (−) (t)), where f (+) and f (−) are the upper (+) and lower (−) cutoff frequencies of the multi-mode bandpass filter (-3 dBm drop off), respectively. In the model, these cuttoff frequencies shift depending on the switching state s(t) as The last APC parameter is the gain g(t), which is also dependent on s(t)/A through the relation
where g H = 1.5 (g L = 0.2) is the high (low) gain state. In our model, all of the APC constants have the same rise and fall times (instead of infinitely fast switches) that follow the physical switching state s(t). This approximation captures some of the non-ideal behaviors of the experiment while maintaining approximate PWL dynamics.
B. Control Loop Model
The control loop is modeled using two separate nonlinear operators to approximate the LGA and TTL gate. The LGA first rectifies a delayed version of v(t)/4, provided by the feedback loop, with a logarithmic response in amplitude and saturation for high inputs using the nonlinear function
with parameters C 1 = 1.68 ± 0.01 V, C 2 = 3.24 ± 0.09 V, C 3 = 24.1 ± 5.6 V −1 , and τ c = 39.9 ± 1 ns. To finish, the output of this function drives a first order low-pass filteṙ
where f L = 0.02 ± 0.01 GHz is the low-pass cut-off frequency. The output ξ(t) is smoothed to recover the envelope of v(t). This completes the model of the LGA. The LGA output ξ(t) then drives the TTL gate, which we approximate as a continuous nonlinear switching function
where A = 2.00 ± 0.04 V, I = 0.96 ± 0.01 V, and m = 51.00 ± 0.01 V −1 . Equation (10) switches with rise and fall times proportional to m and asymptotically approaches s(t) = 0 and s(t) = A for inputs ξ(t) above and below the threshold I, respectively (Recall that the value of s(t)/A is also used in Eqs. (6) - (7)).
C. Simulation Results

Numerical time series
We integrate Eqs. (5)-(7) using a third-order AdamsBashforth algorithm. The simulated time series and frequency spectra for v(t) and s(t) are plotted in Fig. 6 , which mirrors the format of mV. Similar to the experiment, the amplitude modulations of v(t) are aperiodic and the PSD of v(t) shows a multi-mode power spectrum. The dynamics of the model are thus a good approximation to the experiment, producing a qualitatively similar, broadband, UHF, multimode v(t).
Recall that the model does not include any saturation, and thus, in order for such dynamics in v(t) to remain bounded, the control loop must produce s(t) to swtich the gain. In Fig. 6c, s(t) is an asynchronous, digitallike waveform with some instances of short-pulse rejection due to the continuous nature of Eq. (10). Different from the experiment, the PSD of s(t) shows small oscillations in its amplitude. We hypothesize that these oscillations are due to high-frequencies in v(t) that bleed through the model's filter for the LGA. A higher order low-pass filter in the model can suppress these oscillations but requires an increase in the model's complexity.
Next, we examine the PWL nature of the physical model by constructing a time-delayed return map of the integrated dynamics in v(t).
Simulated return map
Similar to the analysis of the experiment, we construct a time-delayed return map for v(t) using Eq. (3) . Figure 7a shows that the dynamics of this return map form an attractor with two linear clusters that show qualitative agreement with the experiment, where the clusters produced by the model are less scattered.
These quantitative differences occur because our model does not include noise and assumes the gain to be always ideally and linearly related to g(t). Nevertheless, in both the experiment and model, the return map transitions between the g L and g H clusters as s(t) switches states. We also examine the simulated probability density P M ′ (x) , given in Fig. 7b . It shows two primary peaks
. Thus, the simulated dynamics also have high probabilities for the gain to satisfy g n = g L,H and little probability for other values. Different from the experiment, these two peaks have smaller widths due to the assumptions of the model.
Lastly, we use the simulated P M ′ (x) and Eq. (4) to calculate the map's Lyapunov exponent. We calculate h = 5.6 × 10 −3 , and the scaled h → h/T = 6.4 × 10 −5 . We note that these values are close to the Lyapunov exponents determined from the experimental data and confirm the presence of chaos in the model.
Taken together, the time series analyses and return map demonstrate that our simple model captures the fundamental aspects of the experimental system.
VI. CONCLUSIONS AND FUTURE DIRECTIONS
In conclusion, we demonstrate a UHF electronic device displaying PWL chaos using feedback and control loops that overcomes many of the hindrances of slower LRC oscillators. We exploit a simple VGA with time delayed feedback to generate growing and decaying multimode oscillations centered at frequency ∼2.1 GHz. Using matched time delays for the feedback and control loops, our circuit performs fast control and avoids nonlinear saturation. As for the dynamics, this novel circuit generates simultaneously a chaotic signal with a corresponding switching state that partitions the return map's attractor, thus demonstrating a UHF foundation for the concepts of PWL chaos with a real-time symbolic dynamics.
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We presented our experimental findings alongside a numerical model. To capture the key aspects from the experimental dynamics, we measure the circuit's timedelays and frequency dependent band-pass characteristics. We simulate the dynamics using delay differential equations involving a logarithmic function, a low-pass filter, and continuous switching functions to approximate the piecewise-constant parameters. Our model demonstrates a fundamental understanding of the system dynamics and gives insight into the non-ideal effects arising in the experiment.
In the future, we are interested in applying this fullyelectronic design in a radar system. Our chaotic system automatically produces an upconverted, broadband analog waveform, and information about this signal can be stored with one-bit digital sampling of s(t). Preliminary analysis shows that the waveforms v(t) and s(t) show potential as radar signal sources when compared to standard techniques. 28 Futhermore, based on the PWL nature of this system, we are currently investigating a matched 12 (or pseudo-matched 29 ) filter for chaos that can recover s(t) from v(t) in the presence of large noise. The simplicity of our design combined with these benefits represent a significant step towards inexpensive and robust chaos-based radars.
Finally, we present only the simples case for our system where τ f and τ c are approximately matched. Preliminary experimental and numerical work shows that additional mismatch between these two delays can give rise to new chaotic dynamics with differently structured PSD's. Thus, the delay mismatch represents an unexplored degree-of-freedom for controlling the dynamics and exploring the stability of this system. 22, 30 Potential applications for this additional control include realizing a chaos communications system 31, 32 and creating orthogonal communications channels.
33
VII. ACKNOWLEDGEMENTS
We gratefully acknowledge the financial support of Propagation Research Associates (PRA) Grant No. W31P4Q-11-C-0279.
Appendix A: Control Loop Characterization and Latency Time
In this section, we characterize the three main components of the control loop: the LGA, the TTL gate, and the voltage control port v ctl of the VGA, in order to estimate model parameters and approximate each component's control latency time (CLT).
In Fig. 8a , we plot a typical output waveform from the LGA. Using a signal generator, we drive the LGA with a 2 GHz sinusoidal signal x(t) that is pulsed for 10 ns. When zero power is present in x(t), the LGA outputs a positive voltage ξ(t) ∼ 1.5 V. For oscillations in x(t), ξ(t) decreases to a value that is proportional to the amplitude of x(t). Hence, the output of the LGA inversely follows the envelope of input oscillations. These time series are measured using two high-impedance probes with identical propagation times after calibration. Thus, the time skew between x(t) and ξ(t) accurately represents the causal behavior of the LGA and shows that the CLT LGA is approximately 8 ns.
Using Eqs. (8), (9), we drive our model for the LGA using x(t) and fit the output ξ(t) with the model parameters C i (for i = 1, 2, 3) and f L using a reduced χ 2 algorithm. We note that during the fitting, the CLT of our LGA model is not 8 ns due to the choice of a loworder filter. Thus, extra delay was added into the model LGA's CLT. This extra delay will be discussed at the end of this section. The resulting fit is shown in Fig. 8b .
We next characterize the TTL gate using the output from the LGA when it is driven by x(t). Using the same high-impedance probes, we measure and plot the TTL output s(t) alongside its input ξ(t) in Fig. 8c . In the figure, s(t) switches high (low) for ξ(t) below (above) the TTL threshold of ∼1 V. We mark CLT TTL = 1.1 ns, the average delayed response of the gate switchings (rise and fall) in response to a threshold crossing.
We use Eq. (10) to fit the TTL gate parameters A, m, and I. The simple model does not produce the correct CLT for the TTL gate, as an additional 1.1 ns time delay is necessary to achieve a good fit (see discussion at the end of this section). The fit is shown in Fig. 8d .
Finally, we analyze the processing time of the voltage control port of the VGA in reponse to a signal from the TTL gate. To do so, we drive the VGA with a 2 GHz low-amplitude sinusoidal signal and observe the output as s(t) switches to measure CLT v ctl ∼ 4 ns. Since the model for the gain of the VGA does not include a processing time, additional delay is necessary in the model. Therefore, in order to match and model the full control loop delay time τ c , we use the relation τ c = CLT + τ coax , where CLT = CLT LGA + CLT TTL + CLT v ctl . We model the coaxial cable delay as a time shift that compensates for any CLT that is not present in our models for the LGA, TTL gate, or voltage control port. As a result, we tune the value of τ c in the model to match that of the experiment, which is approximately 40 ns. = 3.29 ± 0.1 GHz, and f (−) L = 1.97 ± 0.04 GHz. We note that the uncertainties are higher for the frequency parameters f (+,−) L due to approximation of the resonances in Fig. 2c using Eq. (B2). The experimental system is not a true band-pass filter for v ctl = v H , and our approximation leads to discrepancies between Fig. 2c and Fig. 9b , but this approximation is necessary for our simple model. The fitted gain parameters are a H = 0.6 ± 0.01 and a L = 0.2 ± 0.01. Also, in order to facilitate fitting, τ f is a free fitting parameter, where its fitted values are τ f = 41 ± 1 ns.
Appendix C: Transient dynamics
We plot typical transient dynamics for v(t) and s(t) in Fig. 10 . Electrical and additive noise seed the experiment (Fig. 10a) and simulation (Fig. 10b) , respectively, which show multi-mode growth in v(t) and that s(t) begins switching at 0.5 µs < t < 0.75 µs.
